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Abstract
Conventional global routing minimizes total wire length and
congestion. Experiments using large industrial benchmark
circuits show that up to 24% of nets in such routing so-
lutions may have RLC crosstalk violations at 3GHz clock.
We develop an extremely eﬃcient length-scaled Keff (LSK)
model that has a high ﬁdelity for long-range RLC crosstalk.
We formulate an extended global routing problem (denoted
as GSINO) to consider simultaneous shield insertion and
net ordering with RLC crosstalk constraints, then propose
an eﬀective three-phase GSINO algorithm. The GSINO al-
gorithm completely eliminates the RLC crosstalk violations,
and has small area and wire length overhead compared to
conventional routing.
Categories and Subject Descriptors
B.7.2 [Design Aids] – Placement and Routing
General Terms
Algorithms, Design, Theory
1. INTRODUCTION
As VLSI technology advances, crosstalk becomes increas-
ingly critical. Global routing has been studied to consider
track assignment [1] or separated layer/track assignment
and shield insertion [2] for capacitive crosstalk constraints.
A few recent works have addressed crosstalk avoidance tech-
niques for both capacitive and inductive crosstalk. Exam-
ples include shielding [3], simultaneous shield insertion and
net ordering (SINO) [4], twisted bundle layout structure [5],
and diﬀerential signaling [6]. However, there has been no
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in-depth study on automatic global routing that is able to
consider both capacitive and inductive crosstalk constraints.
The rest of the paper is organized as follows: Section 2
introduces the preliminaries and proposes a length-scaled
Keff (LSK) model. Section 3 formulates an extended global
routing (GSINO) problem and develops a three-phase algo-
rithm. Section 4 presents the experimental results. Section
5 concludes the paper with discussions on future work. A
full version of this paper is available as a technical report
[7], including details of LSK model development and veri-
ﬁcation, in-depth GSINO algorithm description, and more
experimental results.
2. RLC NOISE MODELING
2.1 Preliminaries
We consider over-the-cell routing for global interconnects
in this paper. We denote a set of signal nets as N = {N1, N2,
···}.E a c hn e tNi has a number of pins (pi0, pi1, ···), where
pi0 i st h es o u r c ea n dpij (j>0) is the sink. We assume a
pair of routing layers, one for horizontal wires and the other
for vertical wires. The routing layers are divided by pre-
routed power/ground (P/G) networks into routing regions
R = {R1, R2, ···}. The number of horizontal (vertical)
tracks available for region Rk is the horizontal (vertical)
capacity HC(Rk)( VC(Rk)). A track can be occupied by a
segment of either a net or a shield. A shield is a wire directly
connected (without through devices) to P/G networks. One
convenient way to connect shields is to add vias between
shields and P/G networks. We also assume that all global
interconnects have the same driver resistance and loading
capacitance, and all wires (except P/G wires) have the same
width, spacing, and thickness. Moreover, P/G wires are
wide enough so that there is no crosstalk (coupling) between
regions separated by P/G wires.
According to [4], two signal nets N1 and N2 are sensitive
to each other if a switching event on N1 causes N2 to mal-
function (due to extraordinary crosstalk or delay variation).
In this case we call N1 an aggressor for N2 and N2 av i c t i m
of N1.T h esensitivity rate of Ni is deﬁned as the ratio of the
number of aggressors for Ni to the total number of signal
nets. Further, we assume that there is no coupling between
diﬀerent routing regions. The simultaneous shield insertion
and net ordering (SINO) problem [4] has been studied to ﬁnd
the minimum area solution with the following RLC crosstalk
constraints: all signal nets are capacitive crosstalk free (i.e.,
no sensitive nets are adjacent to each other) and have in-
ductive crosstalk (or equivalently, the total crosstalk) less
43.4
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model for long-range RLC crosstalk, such as the LSK model
to be developed below, is of paramount importance for a
routing algorithm considering SINO at the full chip level.
2.2 LSK Model
A formula-based Keff model has been proposed in [4] to
characterize the inductive coupling between two signal nets.
It uses a formula to calculate the coupling coeﬃcient Kij
between two signal nets Ni and Nj. The total amount of
inductive coupling Ki induced on Ni is
P
j =i Kij for all sig-
nal nets that are sensitive to Ni.T h eKeff model is easy to
compute and convenient to use at a higher design level or an
earlier design stage. Furthermore, it has a high ﬁdelity in
the following sense [8]: for a SINO solution of multiple nets
w i t haﬁ x e dw i r el e n g t h ,as i g n a ln e tw i t hah i g h e rKi value
given by the Keff model also has a higher SPICE-computed
noise voltage. Moreover, empirical evidence [7] has shown
that the noise voltage is roughly a linearly increasing func-
tion of the wire length and this observation holds for a large
number of SINO solutions in our experiments considering
diﬀerent design and fabrication technologies.
Therefore we propose the following length-scaled Keff
model (in short, LSK model). We ﬁrst compute the LSK
value as
LSK =
X
j
lj · K
j
i (1)
where K
j
i is the total inductive coupling for the net Ni un-
der study in region Rj and lj is the length of Ni in Rj.
We then compute the RLC crosstalk voltage from the LSK
value by looking up a table with two columns, one for LSK
and the other for the corresponding crosstalk voltage. To
build such a table, we generate a number of SINO solutions
for a single routing region, and compute the LSK values
and corresponding crosstalk voltages via SPICE simulations
for diﬀerent wire lengths. Our table used in the paper con-
tains 100 entries, with crosstalk voltage values from 0.10V
to 0.20V, which is about 10% ∼ 20% of the supply voltage
Vdd (1.05V for the ITRS 0.10µm technology [9]).
Note that the LSK model can only be applied to a net
with the following property: none of the neighboring wires
of Ni switches simultaneously with Ni. All nets in a SINO
solution satisfy this property. We also assume uniform driver
and receiver for all interconnects, and the aforementioned
table should be re-computed for diﬀerent combinations of
driver and receiver. Our future work includes generalizing
the LSK model for non-uniform drivers and receivers
3. GSINOPROBLEMFORMULATIONAND
ALGORITHM
We formulate the GSINO problem as follows:
Formulation 1. The optimal GSINO problem decides a
Rectilinear Steiner Tree RSTi for each net Ni in the context
of global routing, and ﬁnds a SINO solution within each re-
gion such that the given RLC crosstalk constraint is satisﬁed
for each sink, and the total wire length and routing area are
minimized.
The GSINO problem has a high complexity, as even its
sub-problem SINO is NP-hard [4]. Therefore, we propose
the following three-phase heuristic algorithm. In Phase I,
we uniformly partition the crosstalk bounds among routing
regions for each signal net, and perform global routing with
consideration of allocating and minimizing shielding area.
In Phase II, we ﬁnd a SINO solution within each routing
region under partitioned crosstalk bounds. In Phase III,
we carry out local reﬁnement to eliminate the remaining
(but very limited) crosstalk violations and further reduce
the routing congestion. We only present details of Phases I
and III below, and refer readers to [4] for the SINO algorithm
used in Phase II.
3.1 Phase I Algorithm
For simplicity of presentation, we assume a uniform con-
straint of crosstalk voltage for all sinks. Both our algo-
rithm and program implementation, however, can handle
non-uniform crosstalk constraints. For crosstalk bound par-
titioning we ﬁrst map the crosstalk voltage into an LSK
value by the table look-up approach described in Section
2. We then use Le,ij, the Manhattan distance between the
source pi0 and a speciﬁc sink pij of net Ni, to approximate
the wire length in the ﬁnal routing solution, and compute
the inductive coupling bound for each net segment on the
path from the source to the sink as Kth =
LSK
Le,ij .F o rt h en e t
segment on the common paths from the source to multiple
sinks, Kth is the minimum of those bounds determined for
individual paths.
After the above uniform partitioning of the crosstalk bounds,
Kth is available and ﬁxed for each net segment in global
routing phase. We then apply the iterative deletion (ID)
algorithm [10] to synthesize a global routing solution with
shielding area (i.e., a number of tracks) properly reserved
and more importantly minimized. We choose the ID algo-
rithm because it is able to consider all the signal nets simul-
taneously and thus is independent of the net routing order.
It is less eﬃcient but may lead to better solutions compared
to other order-dependent routing approaches. Nevertheless,
our algorithm framework can be applied to other routing
algorithms.
We ﬁrst deﬁne the net connection graph for net Ni as an
undirected graph Gi =( Vi,E i), where Vi is the set of regions
within the bounding box for the pins of net Ni and there is
an edge ei,jk ∈ Ei if Vi,j and Vi,k are adjacent regions. Let Ω
be the set of the connection graphs we construct for all the
nets. We iteratively delete the edge with the largest weight
from Ω until Ω is a net connection forest, i.e., the connection
graphs for all nets are reduced to connection trees. The ID
algorithm is summarized in Figure 1, with details in [10] and
[7].
ID Algorithm
For each net Ni,c o n s t r u c tGi
Let Ω be the set of Gi’s.
Repeat
e = the edge with the maximum weight in Ω.
remove e from the corresponding Gi.
update the weight of aﬀected edges.
Until Ω is a net connection forest.
Figure 1: ID algorithm.
The weight of a horizontal edge is computed as
w(e)=α · f(WL)+β · HD(Ri)+γ · HOFR(Ri)(2)
where f(WL) is the normalized wire length with respect to
670the estimated wire length of the Rectilinear Steiner Min-
imum Tree (RSMT) for the current net. HD(Ri)i st h e
routing density deﬁned as
HU(Ri)
HC(Ri),w h e r eHC(Ri) is the hor-
izontal capacity of region Ri and HU(Ri)=Nns + Nss is
the utilization of horizontal tracks, with Nns being the num-
ber of net segments in the region and Nss being the number
of shields needed by the min-area SINO solution to satisfy
the Kth constraint for each net segment in the region. More-
over, HOFR(Ri) is the relative horizontal overﬂow, i.e., the
number of overﬂow net segments over the routing capacity.
Finally, α, β,a n dγ are three constants and can be tuned
for diﬀerent objectives. Generally, γ is much larger than α
and β so that virtually no overﬂow is allowed in the ﬁnal
global routing solution. We set α=2, β=1, and γ=50 in this
paper. The weight for a vertical edge can be deﬁned by a
formula similar to Formula 2.
Note that given the ﬁxed Kth for each net segment, the
number of shields in each region is a function of the number
of net segments Nns in the region and their sensitivities
(Si’s) [8, 7]. I.e.,
Nss = a1 ·
Nns
X
i=1
S
2
i + a2 ·
1
Nns
·
Nns
X
i=1
S
2
i + a3 ·
Nns
X
i=1
Si
+a4 ·
1
Nns
·
Nns
X
i=1
Si + a5 · Nns + a6 (3)
In [7] we present the values of the coeﬃcients and verify the
formula using a large range of Nns and Si. The estimates
diﬀer by at most 10% from the min-area SINO solutions.
It is worthwhile to emphasize that according to Formula
(3), the number of shields in a region is proportional to the
density of sensitive nets in that region. Because the net
segments in diﬀerent regions are not sensitive to each other
by deﬁnition and the weight of an edge considers the density
of sensitive nets, our new ID algorithm is able to evenly
distribute the sensitive nets across the chip, avoid routing
too many sensitive nets in the same region, and reduce the
total number of shields.
3.2 Phase III Algorithm
During the crosstalk budgeting in Phase I, we use the
Manhattan distance from source to sink to approximate the
wire length of the ﬁnal route. A detour may actually occur,
cause under-estimation of the crosstalk, and lead to crosstalk
violations. Even though such violations are very limited in
our experiments, we use the algorithm shown in Figure 2
to completely eliminate the crosstalk violations and further
reduce the routing congestion. Phase III contains two passes
of iterative local reﬁnement (denoted as LR) in a greedy
fashion, considering crosstalk bound re-distribution which
is diﬀerent from the uniform distribution used in Phase I.
There are two loops in the ﬁrst pass to eliminate the
crosstalk violations. The outer loop picks the net Ni with
the most severe crosstalk violation, and the inner loop lo-
cates the least congested routing region Rj through which
Ni is routed. Further, the inner loop allows exactly one more
shield to be added into Rj by using Formula (3) to decide
how much the Kth can be reduced for the net segment of
Ni. Finally, SINO is invoked again in Rj with respect to the
reduced Kth. This inner loop is iterated until we eliminate
the crosstalk violation for Ni. The outer loop is stopped
when there are no more crosstalk-violating nets.
There are also two loops in the second pass to reduce the
congestion. In the outer loop, we start with the most con-
gested region Rj and compute the slack as Ki - Kth for all
the nets that are routed through region Rj. To avoid being
too greedy, in the inner looper we allow only one shield to be
removed at a time. Again, Formula (3) is used to decide how
much increase on Kth’s is needed. The inner loop iteration
is stopped when one shield can be removed. We then re-run
SINO under the increased Kth’s. We only accept the new
SINO solution if it has no crosstalk violations, and in this
case update the congestion of region Rj and the slacks of
aﬀected nets. The outer loop is stopped when no reduction
on slacks is possible without causing crosstalk violations.
Pass 1: Eliminate crosstalk violations
Repeat
Ni = net with most severe crosstalk violation
Repeat
Rj = the least congested region containing Ni
decrease Kth for Ni’s segment by
allowing one more shield in Rj
re-do SINO in Rj
Until Ni has no crosstalk violation
Until no nets have crosstalk violations
Pass 2: Reduce routing congestion
Repeat
Rj = the most congested region
compute the slacks for nets routed through region Rj
Repeat
Ni = the net with the largest slack
increase Kth for Ni’s segment in Rj by Ni’s slack
Until one shield can be removed from Rj
new SINO = re-do SINO in Rj
if (new SINO causes no crosstalk violations) then
SINO=new SINO
update the congestion of region Rj
update the slacks of aﬀected nets.
Until no reduction on the slacks is possible without
causing crosstalk violations
Figure 2: LR algorithm.
4. EXPERIMENTALRESULTSANDDISCUS-
SIONS
We have implemented the GSINO algorithm using C/C++
on a UNIX workstation, and applied it to the ISPD’98/IBM
benchmark circuits at 3GHZ clock (see [7] for detailed de-
scription of the circuits and the derived technology param-
eters). The placement is generated by DRAGON [11] and
the crosstalk constraint is set to 0.15V, around 15% of the
supply voltage Vdd, for all sinks.
We compare GSINO with the following two approaches:
(1) ID+NO: ID-based global router to minimize wire length
and congestion only, followed by net ordering (NO) within
each region to eliminate as much capacitive coupling as pos-
sible; and (2) iSINO: ID-based global router to minimize
wire length and congestion only, followed by SINO within
each routing region. In order to make fair comparisons, we
still consider the weight function (Formula (2)) but with-
out Nss in HU(Ri)f o rb o t hI D + N Oa n diSINO (i.e., no
shielding area reservation or minimization is considered).
Both the iSINO and GSINO approaches apply SINO to
meet the crosstalk bounds so that no crosstalk violations
are observed. In Table 1 we only present the numbers of
671crosstalk-violating nets in ID+NO solutions. Since ID+NO
is not aware of an RLC crosstalk constraint during global
routing, up to 24% of nets may have crosstalk violations.
sensitivity rate = 30% sensitivity rate = 50%
ibm01 1907 (14.60%) 2583 (19.78%)
ibm02 3254 (16.87%) 4275 (22.16%)
ibm03 4920 (18.85%) 6056 (23.20%)
ibm04 5143 (16.42%) 5928 (18.92%)
ibm05 4361 (14.71%) 7135 (24.07%)
ibm06 4802 (13.96%) 6573 (19.11%)
Table 1: Numbers of crosstalk-violating nets for
ID+NO solutions. The data in the parentheses are
the percentages with respect to the total numbers
of signal nets.
Because applying SINO within each region after global
routing does not change the wire length, iSINO has the same
wire length as ID+NO. On the other hand, GSINO has an
average of 7% wire length overhead compared with ID+NO
for 30% sensitivity rate and 13% overhead for 50% sensitiv-
ity rate (see Table 2). It is worthwhile to point out that the
SINO solution has a relatively smaller delay per unit length
as no neighboring wires switch simultaneously [12]. There-
fore, the performance penalty due to the increase on wire
length should be less than the wire length penalty.
ID+NO GSINO ID+NO GSINO
sensitivity rate = 30% sensitivity rate = 50%
ibm01 639 683 (6.89%) 639 706 (10.49%)
ibm02 724 796 (9.94%) 724 829 (14.50%)
ibm03 647 717 (10.82%) 647 753 (16.38%)
ibm04 748 815 (8.96%) 748 868 (16.04%)
ibm05 695 741 (6.62%) 695 784 (12.81%)
ibm06 769 827 (7.54%) 769 860 (11.83%)
Table 2: Average wire lengths (µm)o fI D + N Oa n d
GSINO solutions. The data in the parentheses are
the average increase on wire lengths compared to
ID+NO solutions.
In Table 3, we calculate the routing area by the prod-
uct of the maximum row and column lengths, and compare
the three routing approaches. iSINO has large routing area
overhead compared to ID+NO, 18% on average for 30% sen-
sitivity and 23% on average for 50% sensitivity. GSINO
reduces the area overhead to 7% and 9%, respectively.
ID+NO iSINO GSINO
sensitivity rate = 30%
ibm01 1533 × 1824 1658 × 1974 (17.04%) 1589 × 1866 (6.04%)
ibm02 3004 × 3995 3306 × 4283 (17.99%) 3105 × 4087 (5.74%)
ibm03 3178 × 3852 3492 × 4108 (17.18%) 3285 × 3950 (6.00%)
ibm04 3861 × 3910 4157 × 4241 (16.78%) 4120 × 3932 (7.31%)
ibm05 9837 × 7286 11529 × 7443 (19.73%) 10526 × 7404 (8.74%)
ibm06 5002 × 3795 5412 × 4107 (17.09%) 5283 × 3890 (8.26%)
sensitivity rate = 50%
ibm01 1533 × 1824 1714 × 2048 (25.53%) 1591 × 1872 (6.51%)
ibm02 3004 × 3995 3476 × 4329 (25.39%) 3187 × 4125 (9.54%)
ibm03 3178 × 3852 3662 × 4139 (23.82%) 3318 × 4050 (9.77%)
ibm04 3861 × 3910 4278 × 4322 (22.47%) 4115 × 3951 (7.67%)
ibm05 9837 × 7286 11772 × 7489 (23.00%) 10428 × 7406 (7.75%)
ibm06 5002 × 3795 5527 × 4206 (22.46%) 5418 × 3889 (11.00%)
Table 3: Routing areas (µm×µm)o fI D + N O ,iSINO,
and GSINO solutions. The data in the parenthe-
ses are the increase on routing areas compared to
ID+NO solutions.
In Tables 1–3, we consider two sensitivity rates 30% and
50%. In the case of 30%, a signal net is sensitive to ran-
dom 30% of other signal nets in the netlist. We observe
that when the sensitivity rate decreases from 50% to 30%,
GSINO results in reduced wire length (26% on average) and
reduced routing area overhead (20% on average). The ac-
tual sensitivity rate in real designs depends on logic and
physical implementation, and hence our assumption on ran-
dom sensitivity rate is only an approximation. However, we
expect the overall sensitivity rate in real designs to be less
than 50%, implying that the wire length and routing area
overhead will be less than what we report in this work.
5. CONCLUSIONS AND FUTURE WORK
I nt h i sp a p e rw eh a v ef o r m u l a t e daG S I N Op r o b l e ma n d
developed an eﬀective three-phase algorithm to satisfy the
RLC crosstalk constraints, with consideration of SINO. Ex-
perimental results have demonstrated that the GSINO al-
gorithm is able to completely eliminate the RLC crosstalk
violations, with small routing area and wire length overhead.
The majority of running time in the current three-phase
GSINO algorithm is consumed by the ID-based global rout-
ing phase. A more eﬃcient global router will be developed or
be integrated into the GSINO framework. Furthermore, we
plan to explore alternative crosstalk budgeting approaches.
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